STP7N90K5



N-channel 900 V, 0.72 Ω typ., 7 A MDmesh™ K5 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STP7N90K5	900 V	0.81 Ω	7 A

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing	
STP7N90K5	7N90K5	TO-220	Tube	

Contents STP7N90K5

Contents

1	Electric	cal ratings	3
		cal characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	8
4	Packag	e information	9
	4.1	TO-220 type A package information	10
5	Revisio	on history	12

STP7N90K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	± 30	V
I _D	Drain current (continuous) at T _C = 25 °C	7	Α
I _D	Drain current (continuous) at T _C = 100 °C	4.4	Α
I _D ⁽¹⁾	Drain current (pulsed)	28	Α
P _{TOT}	Total dissipation at T _C = 25 °C	110	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	\//n a
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	FF to 150	°C
T _{stg}	Storage temperature range	- 55 to 150	°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.14	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	2.4	Α
Eas	Single pulse avalanche energy (starting T_j = 25 °C, I_D = I_{AR} , V_{DD} = 50 V)	230	mJ

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \leq 7$ A, di/dt \leq 100 A/ μ s; VDs peak < V(BR)DSS, VDD = 450 V

 $^{^{(3)}}V_{DS} \le 720 \ V$

Electrical characteristics STP7N90K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
		V _{GS} = 0 V, V _{DS} = 800 V			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DD} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 3.5 \text{ A}$		0.72	0.81	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	425	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	41	-	pF
Crss	Reverse transfer capacitance	V 00 = V	-	1.2	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{GS} = 0, V _{DS} = 0 to 720 V	1	64	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	VGS = 0, VDS = 0 to 720 V		24		pF
Rg	Intrinsic gate resistance	f = 1 MHz , I _D = 0 A	-	6.7	-	Ω
Qg	Total gate charge	V _{DD} = 720 V, I _D = 7 A	-	17.7	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V	-	3.1	-	nC
Q_{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	13	-	nC

Notes:

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.

 $^{^{(1)}}C_{O(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DS}

 $^{^{(2)}}$ Co_(er) is a constant capacitance value that gives the same stored energy as Coss while VDs is rising from 0 to 80% VDss.

Table 7: Switching times

rabio i i o mitorini g timo o						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 450 V, I_{D} = 3.5 A, R_{G} = 4.7 Ω	-	13.2	-	ns
tr	Rise time	V _{GS} = 10 V	-	14.2	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform")	1	31.6	1	ns
t _f	Fall time	,	-	14.7	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		7	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		28	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 7 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 7 A, di/dt = 100 A/µs,V _{DD} = 60 V	-	352		ns
Qrr	Reverse recovery charge	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	3.63		μC
I _{RRM}	Reverse recovery current		-	20.6		А
t _{rr}	Reverse recovery time	I _{SD} = 7 A, di/dt = 100 A/μs V _{DD} = 60 V, T _j = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode	-	525		ns
Q _{rr}	Reverse recovery charge		-	4.94		μC
I _{RRM}	Reverse recovery current	recovery times")	-	18.8		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	I _{GS} = ± 1mA, I _D = 0 A	±30	ı	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.





⁽¹⁾Pulse width limited by safe operating area


 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)









STP7N90K5 Electrical characteristics




Figure 9: Normalized gate threshold voltage vs temperature

V GS(th) GIPG051020161343VTH (norm.)

1.2 I D= 100 µA


1 0.8


0.6


0.4

0.2

-50 0 50 100 T j(°C)







Test circuits STP7N90K5

3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior

V_{GS}


Pulse width


V_{GS}


Pulse width

AM01469v10

Figure 16: Test circuit for inductive load switching and diode recovery times







47/

STP7N90K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220 type A package information

Figure 20: TO-220 type A package outline




Table 10: TO-220 type A mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
А	4.40		4.60		
b	0.61		0.88		
b1	1.14		1.55		
С	0.48		0.70		
D	15.25		15.75		
D1		1.27			
E	10.00		10.40		
е	2.40		2.70		
e1	4.95		5.15		
F	1.23		1.32		
H1	6.20		6.60		
J1	2.40		2.72		
L	13.00		14.00		
L1	3.50		3.93		
L20		16.40			
L30		28.90			
øΡ	3.75		3.85		
Q	2.65		2.95		

Revision history STP7N90K5

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
07-Oct-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

