# Low Voltage, LVCMOS/LVPECL-to-LVPECL/ECL **Clock Generator**

DATASHEET

## GENERAL DESCRIPTION

The 873991-147 is a low voltage, low skew, 3.3V LVPECL or ECL Clock Generator and a member of the family of High Performance Clock Solutions from IDT. The 873991-147 has two selectable clock inputs. The CLK, nCLK pair can accept LVPECL, LVDS, LVHSTL, SSTL and HCSL input levels and, the REF\_CLK pin can accept a LVCMOS or LVTTL input levels. This device has a fully integrated PLL along with frequency configurable outputs. An external feedback input and output regenerates clocks with "zero delay".

The four independent banks of outputs each have their own output dividers, which allow the device to generate a multitude of different bank frequency ratios and output-to-input frequency ratios. The output frequency range is 25MHz to 480MHz and the input frequency range is 6.25MHz to 120MHz. The PLL EN input can be used to bypass the PLL for test and system debug purposes. In bypass mode, the input clock is routed around the PLL and into the internal output dividers.

The 873991-147 also has a SYNC output which can be used for system synchronization purposes. It monitors Bank A and Bank C outputs for coincident rising edges and signals a pulse per the timing diagrams in this data sheet. This feature is used primarily in applications where Bank A and Bank C are running at different frequencies, and is particularly useful when they are running at non-integer multiples of each other.

#### **Example Applications:**


- 1. Line Card Multiplier: Multiply 19.44MHz from a back-plane to 77.76MHz on the line card ASIC and Serdes.
- 2. Zero Delay Buffer: Fan out up to thirteen 100MHz copies from a reference clock to multiple processing units on an embedded system.

### **F**EATURES

- Fourteen differential 3.3V LVPECL/ECL outputs
- · Selectable differential or REF\_CLK inputs
- CLK, nCLK can accept the following input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- REF\_CLK accepts the following input levels: LVCMOS, LVTTL
- Input clock frequency range: 6.25MHz to 120MHz
- Maximum output frequency: 480MHz
- VCO range: 200MHz to 960MHz
- Output skew: 250ps (maximum), outputs at the same frequency
- Cycle-to-cycle jitter: 55ps (maximum)
- · LVPECL mode operating voltage supply range:  $V_{cc} = 3.135V$  to 3.465V,  $V_{ee} = 0V$
- ECL mode operating voltage supply range:  $V_{cc} = 0V, V_{ee} = -3.465V \text{ to } -3.135V$
- 0°C to 50°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- Use replacement part 873996AYLF

## PIN ASSIGNMENT

1





## **BLOCK DIAGRAM**






TABLE 1. PIN DESCRIPTIONS

| Number               | Name                             | Т      | уре                 | Description   |
|----------------------|----------------------------------|--------|---------------------|---|
| 1                    | V <sub>EE</sub>                  | Power  |                     | Negative supply pin.  |
| 2                    | MR                               | Input  | Pulldown            | Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (Qx) to go low and the inverted outputs (nQx) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. |
| 3                    | PLL_EN                           | Input  | Pulldown            | PLL enable pin. When logic LOW, PLL is enabled. When logic HIGH, PLL is in bypass mode. LVCMOS/LVTTL interface levels.  |
| 4                    | REF_SEL                          | Input  | Pulldown            | Selects between the different reference inputs as the PLL reference source. When logic LOW, selects CLK/nCLK. When logic HIGH, selects REF_CLK. LVCMOS/LVTTL interface levels.  |
| 5<br>6<br>7          | FSEL_FB2<br>FSEL_FB1<br>FSEL_FB0 | Input  | Pulldown            | Feedback frequency select pins. LVCMOS/LVTTL interface levels.  |
| 8                    | REF_CLK                          | Input  | Pulldown            | Reference clock input. LVCMOS/LVTTL interface levels.   |
| 9                    | CLK                              | Input  | Pulldown            | Non-inverting differential clock input.   |
| 10                   | nCLK                             | Input  | Pullup/<br>Pulldown | Inverting differential clock input. $V_{_{\rm cc}}/2$ default when left floating.   |
| 11                   | V <sub>cc</sub>                  | Power  |                     | Core supply pin.  |
| 12                   | EXT_FB                           | Input  | Pulldown            | Non-inverting external feedback input.  |
| 13                   | nEXT_FB                          | Input  | Pullup/<br>Pulldown | Inverting external feedback input. $V_{cc}/2$ default when left floating.   |
| 14                   | V <sub>CCA</sub>                 | Power  |                     | Analog supply pin.  |
| 15<br>16             | nQFB<br>QFB                      | Output |                     | Differential feedback output pair. LVPECL Interface levels.   |
| 17, 22, 30, 42       | V <sub>cco</sub>                 | Power  |                     | Output supply pins.   |
| 18, 19               | nQD0, QD0                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 20, 21               | nQD1, QD1                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 23, 24               | nQC0, QC0                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 25, 26               | nQC1, QC1                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 27<br>33<br>36<br>39 | FSEL3<br>FSEL2<br>FSEL1<br>FSEL0 | Input  | Pulldown            | Frequency select pins. LVCMOS/LVTTL interface levels.   |
| 28, 29               | nQC2, QC2                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 31, 32               | nQB0, QB0                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 34, 35               | nQB1, QB1                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 37, 38               | nQB2, QB2                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 40, 41               | nQB3, QB3                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 43, 44               | nQA0, QA0                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 45, 46               | nQA1, QA1                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 47, 48               | nQA2, QA2                        | Output |                     | Differential output pair. LVPECL interface levels.  |
| 49, 50               | nQA3, QA3                        | Output |                     | Differential output pair. LVPECL interface levels.  |
|                      | SYNC_SEL                         | Input  | Pulldown            | SYNC output select pin. When LOW, the SYNC otuput follows the timing diagram (page 5). When HIGH, QD output follows QC output LVCMOS/   |
| 51                   | STNO_SEL                         | mpat   | - andown            | LVTTL interface levels  |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.



Table 2. Pin Characteristics

| Symbol | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|--------|-------------------------|-----------------|---------|---------|---------|-------|
| C      | Input Capacitance       |                 |         | 4       |         | pF    |
| R      | Input Pulldown Resistor |                 |         | 51      |         | kΩ    |
| R      | Input Pullup Resistor   |                 |         | 51      |         | kΩ    |

TABLE 3A. SELECT PIN FUNCTION TABLE

|       | Inp   | outs  |       |     | Output | s   |
|-------|-------|-------|-------|-----|--------|-----|
| FSEL3 | FSEL2 | FSEL1 | FSEL0 | QAx | QBx    | QCx |
| 0     | 0     | 0     | 0     | ÷2  | ÷ 2    | ÷ 2 |
| 0     | 0     | 0     | 1     | ÷2  | ÷ 2    | ÷ 4 |
| 0     | 0     | 1     | 0     | ÷2  | ÷ 4    | ÷ 4 |
| 0     | 0     | 1     | 1     | ÷2  | ÷ 2    | ÷ 6 |
| 0     | 1     | 0     | 0     | ÷2  | ÷ 6    | ÷ 6 |
| 0     | 1     | 0     | 1     | ÷2  | ÷ 4    | ÷ 6 |
| 0     | 1     | 1     | 0     | ÷2  | ÷ 4    | ÷ 8 |
| 0     | 1     | 1     | 1     | ÷2  | ÷6     | ÷ 8 |
| 1     | 0     | 0     | 0     | ÷2  | ÷ 2    | ÷ 8 |
| 1     | 0     | 0     | 1     | ÷2  | ÷ 8    | ÷ 8 |
| 1     | 0     | 1     | 0     | ÷ 4 | ÷ 4    | ÷ 6 |
| 1     | 0     | 1     | 1     | ÷ 4 | ÷6     | ÷ 6 |
| 1     | 1     | 0     | 0     | ÷ 4 | ÷6     | ÷ 8 |
| 1     | 1     | 0     | 1     | ÷ 6 | ÷ 6    | ÷ 8 |
| 1     | 1     | 1     | 0     | ÷ 6 | ÷ 8    | ÷ 8 |
| 1     | 1     | 1     | 1     | ÷8  | ÷ 8    | ÷ 8 |

TABLE 3B. FEEDBACK CONTROL FUNCTION TABLE

|          | Inputs   |          | Outputs |
|----------|----------|----------|---------|
| FSEL_FB2 | FSEL_FB1 | FSEL_FB0 | QFB     |
| 0        | 0        | 0        | ÷2      |
| 0        | 0        | 1        | ÷4      |
| 0        | 1        | 0        | ÷6      |
| 0        | 1        | 1        | ÷8      |
| 1        | 0        | 0        | ÷8      |
| 1        | 0        | 1        | ÷16     |
| 1        | 1        | 0        | ÷24     |
| 1        | 1        | 1        | ÷32     |

TABLE 3C. INPUT CONTROL FUNCTION TABLE

| Control Input Pin | Logic 0          | Logic 1          |
|-------------------|------------------|------------------|
| PLL_EN            | Enables PLL      | Bypasses PLL     |
| VCO_SEL           | fVCO             | fVCO/2           |
| REF_SEL           | Selects CLK/nCLK | Selects REF_CLK  |
| MR                |                  | Resets outputs   |
| SYNC_SEL          | Selects outputs  | Match QC Outputs |






FIGURE 1. TIMING DIAGRAMS



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V 4.6V

Inputs,  $V_{cc}$  -0.5 V to  $V_{cc}$  + 0.5 V

Outputs, I

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{_{\rm JA}}$  55.5°C/W (0 mps) Storage Temperature, T $_{_{\rm STG}}$  -65°C to 150°C **NOTE:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maxi-mum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{cc} = V_{cco} = 3.3V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = 0°C to 50°C

| Symbol           | Parameter             | Test Conditions | Minimum                | Typical | Maximum         | Units |
|------------------|-----------------------|-----------------|------------------------|---------|-----------------|-------|
| V <sub>cc</sub>  | Core Supply Voltage   |                 | 3.135                  | 3.3     | 3.465           | V     |
| V <sub>CCA</sub> | Analog Supply Voltage |                 | V <sub>cc</sub> - 0.15 | 3.3     | V <sub>cc</sub> | V     |
| V <sub>cco</sub> | Output Supply Voltage |                 | 3.135                  | 3.3     | 3.465           | V     |
| I <sub>cc</sub>  | Power Supply Current  |                 |                        |         | 150             | mA    |
| CCA              | Analog Supply Current |                 |                        |         | 15              | mA    |
| I <sub>cco</sub> | Output Supply Current |                 |                        |         | 95              | mA    |

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{cc} = V_{cco} = 3.3V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = 0°C to 50°C

| Symbol          | Parameter          |   | Test Conditions                            | Minimum | Typical | Maximum               | Units |
|-----------------|--------------------|---|--|---------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input High Voltage | PLL_EN, VCO_SEL,<br>REF_SEL, SYNC_SEL,<br>FSEL_FB0:FSEL_FB2,<br>FSEL0:FSEL3, MR |  | 2       |         | V <sub>cc</sub> + 0.3 | V     |
|                 |                    | REF_CLK   |  | 2       |         | V <sub>cc</sub> + 0.3 | V     |
| V <sub>IL</sub> | Input Low Voltage  | PLL_EN, VCO_SEL,<br>REF_SEL, SYNC_SEL,<br>FSEL_FB0:FSEL_FB2,<br>FSEL0:FSEL3, MR |  | -0.3    |         | 0.8                   | V     |
|                 |                    | REF_CLK   |  | -0.3    |         | 1.3                   | V     |
| I <sub>IH</sub> | Input High Current |   | V <sub>cc</sub> = V <sub>IN</sub> = 3.465V |         |         | 150                   | μΑ    |
| I               | Input Low Current  |   | $V_{_{IN}} = 0V, V_{_{CC}} = 3.465V$       | -5      |         |                       | μΑ    |



Table 4C. Differential DC Characteristics,  $V_{cc} = V_{cco} = 3.3V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = 0°C to 50°C to 50°C to 50°C.

| Symbol          | Parameter            |                              | Test Conditions                                | Minimum               | Typical | Maximum                | Units |
|-----------------|----------------------|------------------------------|--|-----------------------|---------|------------------------|-------|
| I <sub>IH</sub> | Input High Current   | CLK/nCLK, EXT_FB/<br>nEXT_FB | V <sub>CC</sub> = V <sub>IN</sub> = 3.465V     |                       |         | 150                    | μA    |
|                 | Input Low Current    | CLK, EXT_FB                  | V <sub>cc</sub> = 3.465V, V <sub>IN</sub> = 0V | -5                    |         |                        | μΑ    |
| I <sub>IL</sub> | Imput Low Current    | nCLK, nEXT_FB                | V <sub>cc</sub> = 3.465V, V <sub>IN</sub> = 0V | -150                  |         |                        | μΑ    |
| V               | Peak-to-Peak Input \ | Voltage; NOTE 1              |  | 0.15                  |         | 1.3                    | V     |
| V               | Common Mode Inpu     | it Voltage; NOTE 1, 2        |  | V <sub>EE</sub> + 0.5 |         | V <sub>cc</sub> - 0.85 | V     |

NOTE 1: V should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as V<sub>II</sub>.

Table 4D. LVPECL DC Characteristics,  $V_{cc} = V_{cco} = 3.3V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = 0°C to 50°C

| Symbol             | Parameter                         | Test Conditions | Minimum                | Typical | Maximum                | Units |
|--------------------|-----------------------------------|-----------------|------------------------|---------|------------------------|-------|
| V <sub>OH</sub>    | Output High Voltage; NOTE 2       |                 | V <sub>cco</sub> - 1.4 |         | V <sub>cco</sub> - 0.9 | V     |
| V <sub>OL</sub>    | Output Low Voltage; NOTE 2        |                 | V <sub>cco</sub> - 2.0 |         | V <sub>cco</sub> - 1.7 | V     |
| V <sub>SWING</sub> | Peak-to-Peak Output Voltage Swing |                 | 0.6                    |         | 1                      | V     |

Table 5. PLL Input Reference Characteristics,  $V_{cc} = V_{cco} = 3.3V \pm 5\%$ , Ta = 0°C to 50°C

| Symbol                          | Parameter              |         | <b>Test Conditions</b> | Minimum | Typical | Maximum | Units |
|---------------------------------|------------------------|---------|------------------------|---------|---------|---------|-------|
| t <sub>R</sub> / t <sub>R</sub> | Input Rise/Fall Time   | REF_CLK |                        |         |         | 3       | ns    |
|                                 |                        |         | Feedback ÷ 6           | 66.66   |         | 120     | MHz   |
|                                 | Reference Frequency    |         | Feedback ÷ 8           | 50      |         | 120     | MHz   |
|                                 | VCO_SEL = 0            |         | Feedback ÷ 16          | 25      |         | 60      | MHz   |
|                                 |                        |         | Feedback ÷ 24          | 16.66   |         | 40      | MHz   |
| f.                              |                        |         | Feedback ÷ 4           | 50      |         | 120     | MHz   |
| REF                             |                        |         | Feedback ÷ 6           | 33.33   |         | 80      | MHz   |
|                                 | Reference Frequency    |         | Feedback ÷ 8           | 25      |         | 60      | MHz   |
|                                 | VCO_SEL = 1            |         | Feedback ÷ 16          | 12.5    |         | 30      | MHz   |
|                                 |                        |         | Feedback ÷ 24          | 8.33    |         | 20      | MHz   |
|                                 |                        |         | Feedback ÷ 32          | 6.25    |         | 15      | MHz   |
| f <sub>REFDC</sub>              | Reference Input Duty C | ycle    |                        | 25      |         | 75      | %     |

NOTE: These parameters are guaranteed by design, but are not tested in production.



Table 6. AC Characteristics,  $V_{cc} = V_{cco} = 3.3V \pm 5\%$ , Ta = 0°C to 50°C

| Symbol                          | Parameter                            |            | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--------------------------------------|------------|-----------------|---------|---------|---------|-------|
|                                 |                                      | QA, QB, QC |                 |         |         | 480     | MHz   |
| f <sub>MAX</sub>                | Output Frequency                     | QD         | SYNC_SEL = 1    |         |         | 400     | MHz   |
|                                 |                                      | QD; NOTE 1 | SYNC_SEL = 0    |         |         | 200     | MHz   |
| t(Ø)                            | Static Phase Offset; NOTE 2, 3       | CLK, nCLK  |                 |         | 170     | 325     | ps    |
| tsk(o)                          | Output Skew; NOTE 4, 5               |            |                 |         |         | 250     | ps    |
| tsk(w)                          | Multiple Frequency Skew; NO          | ΓE 5, 6    |                 |         |         | 350     | ps    |
| tjit(cc)                        | fit(ca) Cycle to Cycle litter NOTE F |            | VCO_SEL = 0     |         |         | 50      | ps    |
| ן ווונטט                        | Cycle-to-Cycle Jitter; NOTE 5        |            | VCO_SEL = 1     |         |         | 55      | ps    |
| fiit/boyo)                      | Half Cyala litter                    | NOTE 7     | VCO_SEL = 0     |         |         | 375     | ps    |
| <i>t</i> jit(hcyc)              | Half-Cycle Jitter                    | NOTE 8     | VCO_SEL = 1     |         |         | 130     | ps    |
| f.                              | BLL VCO Look Bongo: NOTE             | 0          | VCO_SEL = 0     | 400     |         | 960     | MHz   |
| vco                             | PLL VCO Lock Range; NOTE             | 9          | VCO_SEL = 1     | 200     |         | 480     | MHz   |
| t <sub>LOCK</sub>               | PLL Lock Time                        |            |                 |         |         | 10      | ms    |
| t <sub>R</sub> / t <sub>F</sub> | Output Rise/Fall Time                |            | 20% to 80%      | 0.2     |         | 1       | ns    |
|                                 | Output Duty Cycle                    | NOTE 7     | VCO_SEL = 0     | 40      |         | 60      | %     |
| odc                             | Output Duty Cycle                    | NOTE 8     | VCO_SEL = 1     | 45      |         | 55      | %     |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at f unless noted otherwise.

NOTE 1: SYNC output (QD when SYNC SEL = 0) operation guaranteed to 800MHz maximum VCO frequency.

NOTE 2: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable.

NOTE 3: Static phase offset is specified for an input frequency of 50MHz with feedback in ÷8.

NOTE 4: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Defined as skew across banks of outputs switching in the same direction operating at different frequencies with the same supply voltages and equal load conditions. Measured at  $V_{\infty}/2$ .

NOTE 7: This value is based on the VCO frequency = 960MHz, output divider = 2.


NOTE 8: This value is based on the VCO frequency = 480MHz, output divider = 2.


NOTE 9: When VCO\_SEL = 0, the PLL will be unstable with feedback configurations of  $\div 2$ ,  $\div 4$ ,  $\div 32$  and some  $\div 6$ .

When VCO\_SEL = 1, the PLL will be unstable with a feedback configuration of ÷2.




## PARAMETER MEASUREMENT INFORMATION







## OUTPUT LOAD AC TEST CIRCUIT




### DIFFERENTIAL INPUT LEVELS




### **OUTPUT SKEW**




### CYCLE-TO-CYCLE JITTER




## HALF-CYCLE JITTER



#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



#### MULTIPLE FREQUENCY SKEW



### STATIC PHASE OFFSET



## **APPLICATIONS INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 873991-147 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm cc}$ ,  $V_{\rm cca}$ , and  $V_{\rm cco}$  should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 2 illustrates this for a generic  $V_{\rm cc}$  pin and also shows that  $V_{\rm cca}$  requires that an additional10 $\Omega$  resistor along with a 10µF bypass capacitor be connected to the  $V_{\rm cca}$  pin.




FIGURE 2. POWER SUPPLY FILTERING

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 3 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{cc}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V $_{\rm cc}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 3. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK/nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{\mbox{\tiny SWING}}$  and  $V_{\mbox{\tiny CHR}}$  input requirements. Figures 4A to 4F show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 4A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 4A. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY AN IDT OPEN EMITTER
HIPERCLOCKS LVHSTL DRIVER




FIGURE 4C. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 4E. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V HCSL DRIVER




FIGURE 4B. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 4D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 4F. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 2.5V SSTL DRIVER



#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **CLK/nCLK INPUTS**

For applications not requiring the use of a differential input, both the CLK and nCLK pins can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### LVCMOS CONTROL PINS

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **O**UTPUTS:

#### **LVPECL OUTPUTS**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 5A. LVPECL OUTPUT TERMINATION




FIGURE 5B. LVPECL OUTPUT TERMINATION



### **Schematic Layout**

Figure 6 shows an example of 873991-147 application schematic. In this example, the device is operated at  $V_{cc} = V_{cc} = 3.3V$ . The decoupling capacitor should be located as close as possible to the power pin. The device are be

driven by LVPECL sources. For the LVPECL output drivers, only two termination examples are shown in this schematic. Additional termination approaches are shown in the LVPECL Termination Application Note.




FIGURE 6. 873991-147 SCHMATIC LAYOUT



## Power Considerations

This section provides information on power dissipation and junction temperature for the 873991-147. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 873991-147 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) $_{MAX} = V_{CC\_MAX} * (I_{CC\_MAX} + I_{CCC\_MAX} + I_{CCC\_MAX}) = 3.465V * (150mA + 15mA + 95mA) = 900.9mW$
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 14 \* 30mW = 420mW

Total Power (3.465V, with all outputs switching) = 900.9mW + 420mW = 1.3209W

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{\text{JA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 55.5°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of  $50^{\circ}$ C with all outputs switching is:  $50^{\circ}$ C + 1.32W \*  $55.5^{\circ}$ C/W =  $123.3^{\circ}$ C. This is at the limit of  $125^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

#### Table 7. Thermal Resistance $\theta_{\text{JA}}$ for 52-Pin LQFP Forced Convection

| θ <sub>JA</sub> by Velocity (Meters per Second) |          |          |          |  |
|---|----------|----------|----------|--|
|   | 0        | 1        | 2.5      |  |
| Multi-Layer PCB, JEDEC Standard Test Boards     | 55.5°C/W | 50.1°C/W | 47.0°C/W |  |



#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 7




FIGURE 7. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cco}$  – 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} - 0.9V$$

$$(V_{CCO,MAX} - V_{OH,MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL MAX} = V_{CCO MAX} - 1.7V$ 

$$(V_{CCO\ MAX} - V_{OL\ MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{\text{OH\_MAX}} - (V_{\text{CCO\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}))/R_{\text{L}}] * (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW}$$

$$Pd\_L = [(V_{\text{ol_max}} - (V_{\text{cco\_max}} - 2V))/R_{\text{L}}] * (V_{\text{cco\_max}} - V_{\text{ol_max}}) = [(2V - (V_{\text{cco\_max}} - V_{\text{ol_max}}))/R_{\text{L}}] * (V_{\text{cco\_max}} - V_{\text{ol_max}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **30mW** 



# **RELIABILITY INFORMATION**

Table 8.  $\theta_{_{JA}}vs.$  Air Flow Table for 52 Lead LQFP

| θ <sub>JA</sub> by Velocity (Meters per Second) |          |          |          |
|---|----------|----------|----------|
|   | 0        | 1        | 2.5      |
| Multi-Layer PCB, JEDEC Standard Test Boards     | 55.5°C/W | 50.1°C/W | 47.0°C/W |
|   |          |          |          |

## TRANSISTOR COUNT

The transistor count for 873991-147 is: 5969



#### PACKAGE OUTLINE - Y SUFFIX FOR 52 LEAD LQFP




TABLE 9. PACKAGE DIMENSIONS

| JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS |             |           |         |  |  |  |
|---|-------------|-----------|---------|--|--|--|
| SYMBOL  | BCC         |           |         |  |  |  |
| STWBOL  | MINIMUM     | NOMINAL   | MAXIMUM |  |  |  |
| N   | 52          |           |         |  |  |  |
| Α   |             |           | 1.60    |  |  |  |
| A1  | 0.05        |           | 0.15    |  |  |  |
| A2  | 1.35        | 1.40      | 1.45    |  |  |  |
| b   | 0.22        | 0.32      | 0.38    |  |  |  |
| С   | 0.09        |           | 0.20    |  |  |  |
| D   | 12.00 BASIC |           |         |  |  |  |
| D1  | 10.00 BASIC |           |         |  |  |  |
| D2  | 7.80 Ref.   |           |         |  |  |  |
| E   | 12.00 BASIC |           |         |  |  |  |
| E1  | 10.00 BASIC |           |         |  |  |  |
| E2  | 7.80 Ref.   |           |         |  |  |  |
| е   | 0.65 BASIC  |           |         |  |  |  |
| L   | 0.45        | 0.45 0.75 |         |  |  |  |
| θ   | 0°          | 7°        |         |  |  |  |
| ccc   |             | 0.10      |         |  |  |  |

Reference Document: JEDEC Publication 95, MS-026



#### Table 10. Ordering Information

| Part/Order Number | Marking        | Package                  | Shipping Packaging | Temperature |
|-------------------|----------------|--------------------------|--------------------|-------------|
| 873991AY-147LF    | ICS873991A147L | 52 Lead "Lead-Free" LQFP | tray               | 0°C to 50°C |
| 873991AY-147LFT   | ICS873991A147L | 52 Lead "Lead-Free" LQFP | tape & reel        | 0°C to 50°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



| REVISION HISTORY SHEET |                               |  |   |          |  |  |
|------------------------|-------------------------------|--|---|----------|--|--|
| Rev                    | Table                         | Page                                     | Description of Change   | Date     |  |  |
| А                      | Т6                            | 8  | AC Characteristics Table - corrected symbol for Half Cycle Jitter.  Power Considerations - corrected I FED.MAX from 150mA to 165mA and recalulated equations.  Deleted the word Preliminary from inside page headers.   | 11/18/08 |  |  |
| В                      | T4A<br>T4C<br>T4D<br>T6<br>T8 | 6<br>7<br>7<br>8<br>11<br>13<br>14<br>16 | Changed from 0°C to 70°C to 0°C to 50°C throughout the datasheet. Changed PCLK/nPCLK to CLK/nCLK throughout the datasheet. Power Supply DC Characteristics Table - changed V <sub>CCA</sub> from 3.135V min to V <sub>CC</sub> - 0.15V and 3.465V max. to V <sub>CC</sub> Added Differential DC Characteristics Table for CLK/nCLK and EXT_FB/nEXT_FB inputs. Updated LVPECL DC Characteristics Table for LVPECL outputs. AC Characteristics Table - corrected Half-Cycle Jitter symbol from tjit(hper) to tjit(hcyc). Updated Differential Clock Input Interface section. Added Schematic Layout. Power Considerations - corrected I <sub>EE_MAX</sub> from 165mA to 260mA, updated Thermal Resistance values in Table 7, and recalculated equations. Air Flow Table - updated the values. | 3/31/09  |  |  |
| В                      |                               |  | Product Discontinuation Notice - Last time buy expires August 14, 2016. PDN CQ-15-04  | 8/25/15  |  |  |



**Corporate Headquarters** 

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2015. All rights reserved.