## CS2001

### 1.2 A Switching Regulator, and $5.0 \mathrm{~V}, 100 \mathrm{~mA}$ Linear Regulator with RESET

The CS2001 is a smart power supply ASIC utilized in automotive airbag systems. It contains a current-mode switching regulator with a 1.2 A on-chip switch and a $5.0 \mathrm{~V}, 100 \mathrm{~mA}$ linear regulator. The linear output capacitor must be $3.3 \mu \mathrm{~F}$ or greater with an ESR in the range of $100 \mathrm{~m} \Omega$ to $1.0 \Omega$. If the ESR of the cap is less than $100 \mathrm{~m} \Omega$, a series resistor must be used. The switcher can be configured in either a boost or flyback topology. The boost topology produces energy reserve the resistor divider connected to the $\mathrm{V}_{\mathrm{FB}}$ pin. In the event of fault voltage VER which is externally adjustable ( 25 V maximum) through conditions that produce $\mathrm{V}_{\mathrm{FB}}$ either open or shorted, the switcher is shut down.

Under normal operating conditions $\left(\mathrm{V}_{\mathrm{BAT}}>8.0 \mathrm{~V}\right)$, the current loading on the linear regulator is directed through $\mathrm{V}_{\mathrm{BAT}}$. A low battery or loss of battery condition switches the supply for the linear regulator from $V_{\text {BAT }}$ to VER and shuts down the switcher using the ASIC's internal smart switch. This switchover feature minimizes the power dissipation in both the linear and switcher output devices and saves the cost of using a larger inductor.

The NERD (No Energy Reserve Detected) pin is a dual function output. If V Vut is not in regulation, it provides a Power On Reset function whose time interval is externally adjustable with the capacitor. This interval can be seen on the RESETB pin, which allows for clean power-up and power-down of the microprocessor. Once $V_{\text {OUT }}$ is in regulation, the logic level of the NERD output (usually low) indicates to the microprocessor whether or not the VER pin is connected.

A switched-capacitor voltage tripler accepts input voltage VER and produces output voltage $\mathrm{V}_{\mathrm{CHG}}$ (typically VER +8.0 V ). This voltage is used in the system to drive high-side FETs.

This part is capable of withstanding a 50 V peak transient voltage. The linear regulator will not shut down during this event.

## Features

- Linear Regulator $5.0 \mathrm{~V} \pm 2 \%$ @ 100 mA
- Switching Regulator 1.2 A Peak Internal Switch
- Voltage Tripler
- Smart Functions
- Smartswitch
- RESET
- Energy Reserve Status
- Protection
- Overtemperature
- Current Limit
- 50 V Peak Transient Capability
- Internally Fused Leads in SO-20L Package

$$
\text { ON Semiconductor }{ }^{\circledR}
$$

http://onsemi.com


MARKING DIAGRAM


## PIN CONNECTIONS



## ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| CS2001YDWF20 | SO-20L | 37 Units/Rail |
| CS2001YDWFR20 | SO-20L | 1000 Tape \& Reel |



Figure 1. Application Diagram

ABSOLUTE MAXIMUM RATINGS*

| Rating | Value | Unit |
| :--- | :---: | :---: |
| $V_{\text {BAT }}$ | -0.5 to 25 | V |
| VER | -0.5 to 25 | V |
| Vout | -0.5 to 7.0 | V |
| Digital Input/Output Voltage | -0.5 to 7.0 | V |
| Peak Transient Voltage (36 V Load Dump @ 14 V Battery Voltage) | 50 | V |
| Storage Temperature Range | Reflow: (SMD styles only) (Note 1$)$ | 230 peak |
| Junction to Free Air Thermal Impedance | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD Susceptibility (Human Body Model) | 50 |  |
| Lead Temperature Soldering: | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ |  | -40 to 150 |
| $\mathrm{~T}_{\mathrm{J}}$ | ${ }^{\circ} \mathrm{C}$ |  |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. 60 second maximum above $183^{\circ} \mathrm{C}$.
*The maximum package power dissipation must be observed.

ELECTRICAL CHARACTERISTICS $\left(8.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{BAT}} \leq 16 \mathrm{~V}, 8.0 \mathrm{~V} \leq \mathrm{VER} \leq 25 \mathrm{~V}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{V}(\mathrm{OUT})} \leq 100 \mathrm{~mA}\right.$,
$\mathrm{T}_{\text {TEST }}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$; unless otherwise specified.)

| Characteristic | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Linear Regulator |  |  |  |  |  |
| Output Voltage | Output Driven from $\mathrm{V}_{\mathrm{BAT}}$, VER $=25 \mathrm{~V}$ Output Driven from VER, $\mathrm{V}_{\mathrm{BAT}}=0 \mathrm{~V}$ | $\begin{aligned} & 4.9 \\ & 4.9 \end{aligned}$ | - | $\begin{aligned} & 5.1 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Regulator Bias Current (from $\mathrm{V}_{\mathrm{BAT}}$ ) | $\begin{aligned} & I_{V(B A T)} @ I_{V(O U T)}=-100 \mathrm{~mA}, \\ & S W S D=4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BAT}}=16 \mathrm{~V}, \mathrm{VER}=25 \mathrm{~V} \\ & \mathrm{~T}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}=125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ |  | $\begin{aligned} & 8.0 \\ & 7.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Regulator Bias Current (from VER) | $\begin{aligned} & \mathrm{I}_{\mathrm{VER}} @ I_{\mathrm{V}(\text { OUT })}=-100 \mathrm{~mA}, \\ & \mathrm{SWSD}=4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BAT}}=0 \mathrm{~V}, \mathrm{VER}=25 \mathrm{~V} \\ & \mathrm{~T}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}=125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | - | $\begin{aligned} & 11 \\ & 9.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Dropout Voltage $\mathrm{V}_{\text {BAT }}-\mathrm{V}_{\text {OUT }}$ | $\mathrm{VER}=25 \mathrm{~V}, \mathrm{I}_{\mathrm{V} \text { (OUT) }}=-100 \mathrm{~mA}$ (Probe Only) | - | - | 1.5 | V |
| Dropout Voltage VER - V ${ }_{\text {OUT }}$ | $\mathrm{V}_{\text {BAT }}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{V} \text { (OUT) }}=-100 \mathrm{~mA}$ | - | - | 1.5 | V |
| Smart Switch Threshold $V_{\text {BAT }}$ to VER | $\mathrm{VER}=25 \mathrm{~V}, \mathrm{I}_{\mathrm{V} \text { (OUT })}=-50 \mathrm{~mA}$ | 6.5 | - | 8.0 | V |
| Smart Switch Threshold Hysteresis | $\mathrm{VER}=25 \mathrm{~V}, \mathrm{I}_{\mathrm{V} \text { (OUT) }}=-50 \mathrm{~mA}$ | 0.5 | - | 1.0 | V |
| $\mathrm{V}_{\text {OUT }}$ Output Noise | $\begin{aligned} & \mathrm{V}_{\mathrm{BAT}}=16 \mathrm{~V}, \mathrm{VER}=25 \mathrm{~V}, \mathrm{I}_{\mathrm{V}(\mathrm{OUT})}=-1.0 \mathrm{~mA}, \\ & \mathrm{C}=10 \mu \mathrm{~F}, \mathrm{ESR}=0.5 \Omega \end{aligned}$ | - | - | 0.05 | V |
| Line Regulation | - | - | - | 0.025 | V |
| Load Regulation | - | - | - | 0.025 | V |
| Output Current Limit | - | 120 | - | - | mA |

Switching Regulator $\quad$ VER $=\mathbf{2 5 V}, \mathrm{I}_{\mathrm{V}(\mathrm{OUT})}=\mathbf{- 1 . 0 ~ m A}$

| Switching Frequency | $\mathrm{C}_{\mathrm{PUMP}} 270 \mathrm{pF}, \mathrm{R}_{\mathrm{I}(\mathrm{BIAS})}=30.1 \mathrm{k} \Omega$ | 135 | 150 | 165 | kHz |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Pump Drive Current | $\Delta_{\mathrm{V}(\mathrm{BAT})}$ for $0 \mathrm{~A} \leq \mathrm{I}_{\mathrm{V}(\mathrm{SW})} \leq 1.2 \mathrm{~A}$ | - | - | 50 | mA |
| Switch Saturation Voltage | $\mathrm{I}_{\mathrm{V}(\mathrm{SW})}=1.2 \mathrm{~A}$ | - | - | 1.6 | V |
| Output Current Limit | - | 1.2 | - | 2.4 | A |
| $\mathrm{~V}_{\mathrm{FB}}$ Regulation | - | 1.238 | 1.27 | 1.303 | V |
| $\mathrm{~V}_{\text {FB }}$ Input Current | - | - | - | 1.0 | $\mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {FB }}$ Input Shorted Low Detection <br> Level | $\mathrm{V}_{\mathrm{FB}}$ Above Short Low Detection Level | 200 | 250 | 300 | mV |
| $\mathrm{C}_{\text {PUMP }}$ Short Detection Threshold | - | 200 | 250 | 300 | mV |
| Maximum Duty Cycle | - | 80 | - | 95 | $\%$ |
| $\mathrm{~V}_{\text {SW }}$ Leakage Current | - | - | - | 100 | $\mu \mathrm{~A}$ |


| ge Tripler $\quad \mathrm{V}_{\mathrm{BAT}}=16 \mathrm{~V}, \mathrm{I}_{\mathrm{V}(\mathrm{OUT})}=\mathbf{- 1 . 0 ~ m A , ~} \mathrm{C}_{\mathrm{CHG}}=1.5 \mu \mathrm{~F}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Clamp $V_{C H G}$ - VER | $\begin{aligned} & \mathrm{VER}=8.0 \mathrm{~V}, \mathrm{I}_{\mathrm{V}(\mathrm{CHG})}=-30 \mu \mathrm{~A} \\ & \mathrm{VER}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{V}(\mathrm{CHG})}=-90 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 6.25 \\ & 6.25 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Initial Charge Time | $\begin{aligned} & \mathrm{C}_{\mathrm{CHG}}=0.15 \mu \mathrm{~F}, \mathrm{VER}=8.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CHG}}=14.25 \mathrm{~V} \end{aligned}$ | - | - | 30 | ms |
| Maximum Output Voltage Clamp $V_{\mathrm{CHG}}$ | - | 25 | 32.5 | 40 | V |
| Output Voltage Clamp $\mathrm{V}_{\text {CHG }}$ | $\mathrm{VER}=28 \mathrm{~V}, \mathrm{I}_{\mathrm{V}(\mathrm{CHG})}=0 \mu \mathrm{~A}$ | 25 | 32.5 | 40 | V |
| Short Circuit Path Current Limit VER to $\mathrm{V}_{\mathrm{CHG}}$ | - | - | - | 3.0 | mA |

ELECTRICAL CHARACTERISTICS (continued) $\left(8.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{BAT}} \leq 16 \mathrm{~V}, 8.0 \mathrm{~V} \leq \mathrm{VER} \leq 25 \mathrm{~V}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{V}(\mathrm{OUT})} \leq 100 \mathrm{~mA}\right.$, $\mathrm{T}_{\text {TEST }}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$; unless otherwise specified.)

| Characteristic | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESETB OUTPUT | $\mathrm{V}_{\text {BAT }}=0 \mathrm{~V}$ |  |  |  |  |
| High Threshold | $\mathrm{V}_{\text {OUT }}$ Increasing | 4.525 | 4.75 | 4.85 | V |
| Low Threshold | $V_{\text {OUT }}$ Decreasing | 4.5 | 4.65 | 4.825 | V |
| Hysteresis | - | 25 | 100 | 200 | mV |
| Output Low Voltage | $\begin{aligned} & V_{\text {OUT }}=1.0 \mathrm{~V}, \mathrm{I}_{\text {RESETB }}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {RESETB }}=1.0 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=4.5 \mathrm{~V} \end{aligned}$ | - |  | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { v } \end{aligned}$ |
| Pull-Up Resistor | RESETB $=1.0 \mathrm{~V}$ | 25 | 50 | 100 | k $\Omega$ |

SWSD Input $\quad \mathrm{V}_{\mathrm{BAT}}=16 \mathrm{~V}, \mathrm{VER}=25 \mathrm{~V}, \mathrm{I}_{\mathrm{V}(\mathrm{OUT})}=\mathbf{- 1 . 0} \mathrm{mA}$

| High Threshold | - | - | - | $0.7 \times \mathrm{V}_{\text {OUT }}$ | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Low Threshold | - | $0.3 \times \mathrm{V}_{\text {OUT }}$ | - | - | V |
| Input Impedance | Referenced to Ground | 10 | 20 | 40 | $\mathrm{k} \Omega$ |

NERD OUTPUT $\quad \mathrm{V}_{\mathrm{BAT}}=16 \mathrm{~V}, \mathrm{I}_{\mathrm{V}(\mathrm{OUT})}=-1.0 \mathrm{~mA}, \mathrm{C}_{\text {NERD }}=0.47 \mu \mathrm{~F}$

| VER Detection Voltage | - | 1.5 | - | 6.5 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Output Low Voltage | I NERD $^{\prime} 1.0 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=4.5 \mathrm{~V}$ | - | - | 0.5 | V |
| Pull-Up Current | NERD $=0.5 \mathrm{~V}$ | 30 | 40 | 50 | $\mu \mathrm{~A}$ |
| Power On Delay |  | 6.25 | 8.5 | 11 | ms |
| Clamping Voltage (Low) | VER Present | 1.0 | 1.25 | 1.5 | V |
| Clamping Voltage (High) | VER Not Present | 3.5 | 3.75 | 4.0 | V |

General

| VER Load Current | VER $=25 \mathrm{~V}, \mathrm{~V}$ BAT $=16 \mathrm{~V}, \mathrm{IV}(O U T)=-100 \mathrm{~mA}$ |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | $\mathrm{~T}=-40^{\circ} \mathrm{C}$ | - | - | 5.0 | mA |
|  | $\mathrm{~T}=25^{\circ} \mathrm{C}$ | - | - | 5.0 | mA |
|  | $\mathrm{~T}=125^{\circ} \mathrm{C}$ | - | - | 4.0 | mA |
| Thermal Shutdown | (Guaranteed by Design) | 160 | - | 210 | ${ }^{\circ} \mathrm{C}$ |

PACKAGE PIN DESCRIPTION

| PACKAGE PIN \# |  |  |
| :---: | :---: | :---: |
| SO-20L | PIN SYMBOL | FUNCTION |
| 1 | VER | Energy reserve input. |
| 2 | $V_{\text {BAT }}$ | Battery input. |
| 3 | $V_{\text {FB }}$ | Charge PUMP control voltage input. |
| 4 | GND1 | Ground. |
| 5 | GND2 | Ground. |
| 6 | GND3 | Ground. |
| 7 | GND4 | Ground. |
| 8 | $\mathrm{V}_{\text {SW }}$ | Charge PUMP switch collector. |
| 9 | SWSD | Charge PUMP shutdown input. |
| 10 | COMP | Charge PUMP compensation pin. |
| 11 | $\mathrm{C}_{\text {PUMP }}$ | Charge PUMP timing cap input. |
| 12 | $\mathrm{I}_{\text {BIAS }}$ | Reference current resistor pin. |

PACKAGE PIN DESCRIPTION (continued)

| PACKAGE PIN \# |  |  |
| :---: | :---: | :---: |
| SO-20L | PIN SYMBOL | FUNCTION |
| 13 | $\mathrm{V}_{\text {CHG }}$ | Switched cap voltage tripler output. |
| 14 | GND5 | Ground. |
| 15 | GND6 | Ground. |
| 16 | GND7 | Ground. |
| 17 | GND8 | Ground. |
| 18 | NERD | No energy reserve detected output. |
| 19 | RESETB | Reset output. |
| 20 | $\mathrm{V}_{\text {OUT }}$ | Linear regulator output. |



Figure 2. Block Diagram

## CIRCUIT DESCRIPTION

Figure 3 is an oscilloscope waveform showing the charge pump collector voltage, collector current and the charge pump timing capacitor during normal operation with $\mathrm{I}_{\mathrm{VER}}=30 \mathrm{~mA}$.


Figure 3. Typical Operation with $\mathrm{I}_{\mathrm{VER}}=\mathbf{3 0} \mathbf{~ m A}$

Figure 4 is an oscilloscope waveform showing the voltage tripler output and the energy reserve input during power up.


Figure 4. Startup with $\mathrm{R}_{\mathrm{V}(\mathrm{CHG})}=510 \mathrm{k}$

## PACKAGE DIMENSIONS

## SOIC-20 WB <br> DWF SUFFIX <br> CASE 751D-05 <br> ISSUE G



NOTES:

1. DIMENSIONS ARE IN MILLIMETERS
2. INTERPRET DIMENSIONS AND TOLERANCES

PER ASME Y14.5M, 1994
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR

PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  |
| :---: | ---: | ---: |
|  | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| B | 0.35 | 0.49 |
| C | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| E | 7.40 | 7.60 |
| e | 1.27 | BSC |
| H | 10.05 | 10.55 |
| h | 0.25 | 0.75 |
| L | 0.50 | 0.90 |
| $\boldsymbol{\theta}$ | $0^{\circ}$ | $7^{\circ}$ |

PACKAGE THERMAL DATA

| Parameter |  | SO-20L | Unit |
| :--- | :---: | :---: | :---: |
| $\mathrm{R}_{\text {ӨJC }}$ | Typical | 9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {ӨJA }}$ | Typical | 55 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^0]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    ON Semiconductor and 01 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

